The DRAM interface and the PHY (why a DDR3+ interface must be tuned at boot)

This source publishes only a summary in its feed, so the full article lives at the outlet. The link above and below goes to the original.